



Instrumentation
Technologies

Libera Workshop

October 2006

1 / 17

Libera Bunch-by-Bunch

Borut Repič

**Instrumentation Technologies
Slovenia**

borut@i-tech.si ; www.i-tech.si

Borut Repič


Introduction

- **Libera Bunch-by-Bunch is a platform, which provides necessary interfaces and DSP power to build bunch by bunch feedback system.**






Libera in the System






Data Flow



HW Interconnection






Data Path Latency

- **ADC: 17CLK cycles @ $f_{RF}/4$**
- **FPGA: 4CLK cycles @ $f_{RF}/4$**
- **DAC: 35CLK cycles @ f_{RF}**

- **Total: 119CLK cycles f_{RF}**
 $119/352\text{MHz} = 338\text{ns}$
 $119/500\text{MHz} = 238\text{ns}$




Latency Measurement





Frequency Response of Analog Front-End

Frequency response of ADC14-125TI
Input power = -6dBm, F_{sampling} = 88MHz







Frequency Response of the Libera Bunch-by-Bunch Unit

Libera Bunch by Bunch frequency response

fsampling = 352.202 MHz




Interfaces






Single Ended Analog Output





PMC I/O Module


- **24 I/O signals**
- **Direction control in groups of 4 signals**
- **GTL I/O levels**





FPGA Architecture

**Compatible with
the System
Generator, which
provides system
modeling and
automatic code
generation from
Simulink and
MATLAB**






FPGA Features

Xilinx Virtex 2PRO XC2VP30 speedgrade -6

- **Logic cells: 30,816**
- **BRAM (kbits): 2,448**
- **18x18 multipliers: 136**
- **PowerPC processors: 2**
- **RocketIO transceivers: 8**




Circular Buffer





Software Architecture

- **CORE:**
 - **GNU/Linux**
 - **Linux driver**
 - **CSPI**
- **EXTENSIONS:**
 - **Libera Server**
 - **Tango device**
 - **<Your Application>**





Conclusion

- **Libera Bunch-by-Bunch is network attached device**
- **The control system interface is common to all the Libera family members**
- **Entire FPGA source code is supplied**
- **FPGA code is compatible with Xilinx System Generator**
- **Entire SBC software is available under GPL license including source code**