



2008 2009

2010

2011

2007

2008

## Libera Workshop 2011

## **Experience with Noise and Signal Integrity** within a µTCA crate

Frank Ludwig – DESY for the LLRF Team





## Outline



- Motivation / Requirements / Status
- Noise, Drifts and Distortions in a LLRF system
- Signal Integrity in the uTCA architecture
- Beam Operation
- Outlook





## Motivation



### Requirements for the cavity field stability (long- and short-term) :





European

A cavity field fluctuation of 1% causes 6ps bunch arrival time: **0.0016% required for 10fs** (without feedbacks) F.Löhl, "Optical Synchronization of a Free-Electron Laser with Femtosecond Precision ", Hamburg 2009, Section 4.2





## Motivation



FΠ

#### Field regulation and noise sources :



#### Beam energy jitter (simulated)



#### Main requirements for the field detector

- Shortterm amplitude/phase stability
- Longterm amplitude/phase stability
- Nonlinearity

European

- Channel crosstalk
- Overall latency

<0.01%,<0.01deg (10Hz-1MHz) 0.01%, 0.01 deg (forever-10Hz) < -55dBc, 1% error < -70dB <100ns









## Noise: Single cavity resolution

#### Non-IQ sampling field detection : Noise balance



Libera Workshop 2011, 30.09.11 Frank Ludwig, DESY







#### Long-term instability of the field detection :



Frank Ludwig, DESY





Experience with Noise and Signal Integrity within a uTCA crate

## **Distortions: Mechanical vibrations**





ACC1-LLRF-System

Several degree vector sum phase changes

SASE:





#### ACC456 Ext. Hall 3 :







European

## Status 2010: FLASHs LLRF system



- → New cabling for RF-Gun, ACC1, ACC39
- → Enclosed racks for better temperature stability
- Parallel cabling for development system
- → Careful noise investigation, documentation

Energy stability improved by a factor of 3 to dE/E=5E-5.

We're done ? . . .









European

## **Consequences from FLASH operation**



#### Actual FLASHs LLRF limitations

- Rack size is strongly limited (J0-16U, L1-26U) compared to (ACC1-42U)
- LLRF system is outside the tunnel
- Central FPGA concept (limited comp. power)
- Process only 8x3 cavity signals (P,F,R)
- SimconDSP 14-bit ADC limitation
- Baseband field detection
- No redundancy
- Pluggable connectors are not drift compensated
- No channel parallelization for more performance

#### Roadmap for the LLRF

- VME -> uTCA (uAMC, uRTM) concept
- LLRF system will be in the tunnel
- Distributed FPGA, DSP concept
- Process 2 times more signals
- Lowest spectral density (16-bit ADCs)
- Non IQ sampling scheme
- Redundant systems in the injector
- Rack will be fully drift compensated
- Scaleable system









### 2 semi-distributed uTCA stations supply 4 cavity modules (J0,L1,L2,L3)









## **Packaging Balance for <-80dB Measurements**



#### Orthogonal packaging balance:







#### 19" Module Design :

- (--) Special Design
- (--) More space consuming
- (+) Channel parallelization
- (+) Robust against distortions
- (+) No GND imperfection



Crate signal integrity

GND concept has to be revised (towards RF-housing)
Inner distortions have to be reduced (Power Supplies)
AMC, RTM board classification







#### How will a LLRF System look like inside . . . 19" modules . . .









#### AMC front : (data pre-processing)

#### RTM rear: (signal conditioning)



4 3 2 1 0000 000 0 0 0 0 0 000 0 00 0 LO Gen. & distr 0 DWC DWC DWC DWC WC 0 WC 0 0 00 0 00 0 0 0 0 0 0 0 000 ..... ..... ..... ..... ..... CU 000 15V out

Slot #01: CPU Slot #02: Interlock Slot #03: Timing Slot #04: **LLRF Controller** Slot #05: ADC, Klystron Chain Slot #06: ADC, VS Reflected Slot #07: ADC, VS Reflected Slot #08: ADC, VS Forward Slot #09: ADC, VS Forward Slot #10: ADC, VS Probe Slot #11: ADC, VS Probe Slot #12: free

(Industry)
(MCS)
(MCS)
(uTC / DMCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)
(Industry, MCS, MSK)

Slot #01:	-
Slot #02:	-
Slot #03:	-
Slot #04:	Klystron Driver
Slot #05:	DWC, Klystron Chain
Slot #06:	DWC, Reflected
Slot #07:	DWC, Reflected
Slot #08:	DWC, Forward
Slot #09:	DWC, Forward
Slot #10:	DWC, Probe
Slot #11:	DWC, Probe
Slot #12:	LO-Generation

#### (uTC VM / DMCS, ISE) (DWC8300 / ISE, MSK) (DWC8300 / ISE, MSK)

(DWC8300 / ISE, MSK)

(Instrumentation Technology)







- 10 channel field detection (1.3GHz, 3.0GHz, 3.9GHz)

- 10 channel ADCs (125Msps, 16-Bits)
- FPGA partial cavity vector sum
- Low latency links via uTCA-backplane















## Status 2011: FLASH injector prototype system



#### uTCA Prototype Front view



#### uTCA Prototype Rear view









## Signal integrity : Grounding concepts







#### Shared GND via ZONE3-connector for AMC – RTM – AC coupled applications :

- Single-ended RTM input signals
- Analog differential signal transport over ZONE3
- Bypassing distortions into the chassis (controlled TBD)
- Controll GND backcurrents

## GND decoupling using diff. Inputs for RTM – DC-coupled applications :

Digital signal transport over ZONE3





RTM

#### ... or combinations ...











# European

## **Signal integrity : Zone3 IF-Performance**



#### Short-term stability in a uTCA crate (laboratory)







775pts

## Signal integrity: Single channel performance





Single cavity resolution improved by a factor of 5 to dA/A=2.8E-5.
 Signal integrity in uTCA crate achieved Eval board performance.

(using a Power-Entry-Module, Ericsson BMR911483)

Libera Workshop 2011, 30.09.11 Frank Ludwig, DESY







2.8

2.75

2

2.65

2.6L

20

40

60

time [sec]

80

Energy stability dE/E=0.5E-4.

100

relative energy deviation dE/E [%]







140

120

SR-camera resolution limit

## uTCA LLRF hardware platform

#### <u>Temperature Control & Monitoring Board for 19"-modules</u>

- Control module for all 19" modules
- Common hardware, software and firmware



Instrumentation Technologies



Libera Workshop 2011, 30.09.11 Frank Ludwig, DESY







#### Introduction of an uTCA RTM-backplane















#### uLOG : RTM low jitter signal generation









### **Timeline - Deadlines**

DESY-BAHRENFELD



#### OSDORFER BORN



SCHENEFELD



Libera Workshop 2011, 30.09.11 Frank Ludwig, DESY





XFEL LLRF uTCA Timescale







## Summary of the XFEL LLRF Roadmap

- A LLRF concept based on uTCA platform is presented.
- Recources are shared within DESY, collaborators and industry.
- First beam energy stability measurements using the uTCA platform fullfil the XFEL requirements.
- Low distortion power supplies are needed.
- A Crate, AMC, RTM module distortion classification is helpful.

# Thanks for your attention!



