


Libera Digit 500

The Libera Digit 500 is a **low-noise and wide dynamic range digitizer** with 4 channels and a sampling frequency of 500 MHz, phase-locked to an external reference signal. The data are stored in a configurable segmented buffer with an acquisition trigger rate up to 500 Hz. The SW integrates digital phase shifters, a pulse processing module, and a Web GUI interface for quick access.



Highlights

- 4 channels sampled at 500 MS/s with 14-bit ADCs
- AC coupled and DC coupled versions
- 31 dB variable gain, more than 90 dB dynamic range
- Different buffer acquisition modes with configurable segmented buffer
- Digital phase shifters to fine-tune the phase differences between the input channels
- DSP chain dedicated to pulse processing (pulse area calculation, pulse width calculation...)
- EPICS, Tango, Python, Matlab, and LabVIEW compatible
- Web GUI for quick access quick access to the data readout

Applications

- Particle accelerators
- High energy physics
- Nuclear and particle physics
- Dark matter and astroparticle physics
- LIDAR
- Lock-in amplifier
- Industrial digital acquisition systems

Digitizer with phase locked sampling frequency

Each of the four inputs is adjusted in amplitude with a 31 dB software-controlled variable attenuator and later sampled by the ADC converter with sampling controlled by an external reference signal locked through a phase locked loop (PLL). The dynamic range of the system is over 90 dB.

AC and DC coupled versions

The DC-coupled version has a front end with 250 MHz bandwidth, suitable for the time-domain processing of signals coming from different types of sensors. The AC-coupled front end has a bandwidth ranging from 1 MHz to 2 GHz and is suitable for narrow-band signals and digital down-conversion applications. The front end can also be customized to include different types of analog filtering.

Digital Signal Processing, Phase Shifting, and Flexible Data Buffering


The ADC data offset can be removed in the FPGA before the data is stored.

One LEMO trigger input is used to trigger the data acquisition in a large ADC buffer with a total size of 2 GB.

The buffer can be segmented in chunks of a minimum of 32768 samples and can be acquired in different modes.

The instrument allows a maximum triggering rate of 500 Hz (extendable to 1000 Hz with SW modification). Every input channel is provided with a Digital Phase Shifter that can fine tune the phase delay between channels in a ± 150 ps range with 1.7 ps step.

The pulse processing module calculates for each triggered pulse the root square sum, the peak value, the average value, and the integral sum of the pulses. All the data is provided in a buffer accessible to the user.



■ Single side-band FFT of 32768 ADC samples acquired with Libera Digit 500 - DC coupled


Network connected with several software interfaces

The instrument is accessible via the network, and several standard interfaces are available to facilitate the integration of the instrument into the control system. The instrument can be connected with EPICS, Tango, and TCP-IP socket, enabling connections with Python, LabView, Matlab, and others. A new Web GUI interface integrated into the operative system allows access to the instrument by just typing the IP address in the web browser.



Low power and no maintenance required

The Libera Digit 500 digitizers are based on the Xilinx ZYNQ SoC family, with low power consumption which enables the device to be passive cooled.



HW extensions and further development

SFP connectors

The Xilinx ZYNQ 7035 features four optional small pluggable slots (SFP) which can be used for fast data streaming or feedback applications.

Extension module

An extension module can be added to the digitizer to extend the connection capabilities of the device. The application SW needs to be developed by the user.

Technical Specifications

Libera Digit 500	
Dimensions	Rack-mountable, 19" wide, 1U high
Input signals and connector	4, SMA connector
Input Impedance	50 Ω
Maximum input signal level	AC-coupled: 10 dBm DC-coupled: ± 1 V
Input gain / attenuation	0 – 31 dB SW programmable
Dynamic range	90 dB
Input signal bandwidth	AC-coupled: 1 MHz – 2 GHz DC-coupled: 0 – 250 MHz
ADC conversion	500 MS/s, 14 bit
Equivalent input noise spectral density with 0 dB internal attenuation	AC-coupled: -143 dBm/Hz DC-coupled: -148 dBm/Hz
Maximum trigger rate	500 Hz: it can be extended to 1000 Hz with SW modification)
Sampling clock	Locked to external reference via PLL (300 MHz – 500 MHz)
Long-term sampling phase RMS jitter	1,4 ps
Memory	2 GB RAM: it can be extended to 4 GB RAM with SW modification / more than 1 second of data per input channel
Memory organization	Segmented +buffer/min. Chunk size 32768 samples per channel
FPGA / CPU	Zynq-7035 / ARM Cortex-A9
Booting	Micro-SD, TFTP server
Power	220 V
Cooling	Passive

FPGA / Software code availability

The Libera Digit 500 can be further extended by the user with modifications to the FPGA and software code (available under a non-disclosure agreement). Additional features or functionalities can be also added by our developers. For more information contact us at support@i-tech.si.

Interface	Description
LEMO single (2x)	Single-ended LEMO, Input/Output configurable
LEMO differential (1x)	Differential LEMO, Interlock output (requires external circuit)
SMA (1x)	16-bit 100 kSps DAC output, 1 V at 50 Ohm
RJ-14 (1x)	up to 20 Mbps, half-duplex

