LIBERA WORKSHOP 2021



Libera DLLRF Development & Implementation at the APS Linac



YAWEI YANG

RF Engineer June 10th 2021

Argonne, IL USA

The APS Accelerator Complex



The APS Upgrade (APS-U) will replace the main storage ring but keep the radio-frequency (rf) system. Injector systems will be reused and require increased performance. LEA area is also being built for advanced beam experiment. Better diagnostics and instrumentation are critical for the success of the ongoing projects.



The APS Linac



- Composed of S-band RF guns and accelerating structures;
- Two thermionic RF guns (RG1 and RG2), and a Photo-Cathode Gun (PCG):
 - RG2 provides electrons for injection into PAR/Booster/SR;
 - RG1 is a backup;
 - PCG beam for LEA.

- Thirteen 3-meter long accelerating structures
- Five klystrons for operation; three with SLED.
- Operate at 30 Hz
- Beam Energy is being upgraded from 375 MeV to 475 MeV



Existing Linac RF Controller & Monitor



Considerations of the new Linac DLLRF system

- R&D resources is limited, commercial product is preferred
- Support the phase reversal capability and timing control
 - Need to set the phase reversal and pulse timing with ~10 ns resolution
- Easy to maintain
 - Share maintenance resources with the APS-U
- Time-resolved RF Amp/Pha diagnostics with latest technology
- MicroTCA based LLRF controller



What Libera LLRF can offer

 \checkmark

- Libera LLRF controller developed for ELI-NP Linac
 - MicroTCA.0 standard
 - Customized Amp/Phase Pulse shape
 - Shared architecture & EPICS Base w APS-U BPM (Libera Brilliance+) \mathbf{V}
 - High-resolution RF Amp/Pha Diagnostic 🚺
 - Precise temperature stabilization.
 - Virtex-5 FPGA

 \checkmark LLRF digital processor X **RF** Analog Frontend



APS LLRF System Development

- A demo test (Oct 2019) showed Libera LLRF system can generate and control the SLED phase reversal.
- However, a major upgrade is needed to meets the APS specifications
 - FPGA use the latest technology
 - More channels, need over 20 channels per stations
 - Change the Trig and INTLK connector
 - EPICS 7 support
 - SLED Tuning PVs
 - Phoebus GUI
 - Better timestamp
 - Post-mortem buffer for INTLK event
 - RF jitter statistics
 - Better RF calibration and control knobs



Libera LLRF Development for the APS Linac

- High power demo test at L6 w old system
- New system revision specification
- New system quotation and procurement
- Monthly meeting with I-Tech development team
- Hardware ready, start the system integration
- System factory acceptance test
- System delivered to Argonne
- Start the acceptance test at L6

Sep to Oct 2019 Nov 2019 to Feb 2020 Awarded on mid-March 2020 March 2020 to Nov 2020 Early Aug 2020 Oct 27th 2020 Nov 6th 2020 Nov 30th 2020



Libera LLRF Installed for Acceptance Testing



Libera LLRF Acceptance Testing at L6

• The New Libera S-Band LLRF system test setup at L6



Remote Collaborative Development

- Debugging is part of the system development
- Lots of software bugs are identified during onsite test at L6
- Good communication & quick response with I-Tech
- With two software release, all the confirmed bugs have been fixed



Drive Setting & Monitoring on Phoebus GUI



Argonne

Time-Resolved Measurement on Phoebus GUI



Argonne

THE NEW SOFTWARE RELEASE TEST SUMMARY



The new software can provide pulse-by-pulse Amp & Phase jitter within the specified window

CONTRACTOR AND A CONTRA



NEW FUNCTIONS WITH DLLRF



CONTRACTOR AND A CONTRACT OF A



The New DLLRF will be installed for operation by early 2022



Acknowledgement



- David Meyer
- Terry Smith
- David Jefferson
- Tony Pietryla
- Ali Nassiri
- Yine Sun

INSTRUMENTATION TECHNOLOGIES

- Borut Baricevic
- Damijan Skvarc
- Peter Leban
- Peter Paglovec
- Manuel Cargnelutti

•



Thank you



Backup Slides



Libera LLRF System test at L6







Libera LLRF System



The Libera S-band LLRF system is based on the MicroTCA standard, developed in 2017.



New LLRF System Development

 Through a number of discussions, I-Tech and Argonne has come to an agreement on 13 required revisions and I-Tech proposed a plan.

Туре	Argonne Recommendation	I-Tech Revision Plan
Hardware	Digitizer ADC & VM FPGA need latest technology	Will implement Kintex Ultrascale+
Hardware	Increase the number of channels from 13 to at least 20.	Use 2 Analog Frontends with 4 ADC boards to support 22 channels
Hardware	Increase the drive power level and add monitor port	Will increase power level to 20 dBm, and add one RF monitor port.
Software development	Need specific EPICS PVs to control the SLED phase reversal timing.	Will add customized wavetable and software function to support that, will add this function to sub window in GUI
Software Upgrade	Upgrade to EPICS 7	Will upgrade to EPICS
Software Development	Current GUI based on CaQT is not well supported, need MEDM	Will develop GUI based on MEDM with Argonne specified tool



New LLRF System Development

Argonne Recommendation & I-Tech Revision Plan / continue

Туре	Recommendation	I-Tech Revision Plan
Hardware	TRIG & INTLK LEMO pin-type are not supported and hard to integrate	Will change hardware design based on the specification from Argonne
Software development	Need chrony NTP time-stamp with pulse counter & FPGA time	Timestamp will include FPGA counter, pulse counter and NTP (chrony)
Software development	Need to see the waveform when INTLK event happens	Add post-mortem buffer and it will store the waveforms when INTLK events
Software upgrade	Operation system needs to upgrade to 18.04 LTS, 20 LTS is recommended	Will go to 18.04 this time, 20 LTS will be supported in future
Software development	Need specific EPICS PV for Pulse by Pulse RMS Amp/Phase jitter statistics	Will develop that function and implement that.
Software development	We need incremental dB format for klystron set-point in GUI	Will develop this function in MEDM based on Argonne requirement
Software development	Need longer processing window (from 8 us to 16 us)	With hardware upgrade, 32 us can be well supported

